AI Navigate

Performance Analysis of Edge and In-Sensor AI Processors: A Comparative Review

arXiv cs.LG / 3/11/2026

Signals & Early TrendsIdeas & Deep Analysis

Key Points

  • The article reviews the current landscape of ultra-low-power edge AI processors, including heterogeneous SoCs, neural accelerators, and in-sensor compute architectures, focusing on their design and suitability for always-on, latency-sensitive AI workloads.
  • It categorizes commercially available and research-grade platforms by compute paradigms, power consumption, and memory hierarchies, providing a comprehensive architectural overview.
  • Empirical benchmarking was conducted using a 336M MAC segmentation model (PicoSAM2) on three representative processors: GAP9 (multi-core RISC-V with accelerators), STM32N6 (ARM Cortex-M55 with neural accelerator), and Sony IMX500 (in-sensor CMOS compute).
  • Results showed significant variation in performance metrics, with Sony IMX500 leading in utilization and energy-delay product efficiency, GAP9 excelling in energy efficiency within microcontroller-class budgets, and STM32N6 providing the lowest latency but with higher energy costs.
  • The review highlights emerging design trends and the practical trade-offs informing the evolution of ultra-low-power and in-sensor AI processing technologies, underscoring the growing maturity of in-sensor AI hardware.

Computer Science > Hardware Architecture

arXiv:2603.08725 (cs)
[Submitted on 18 Feb 2026]

Title:Performance Analysis of Edge and In-Sensor AI Processors: A Comparative Review

View a PDF of the paper titled Performance Analysis of Edge and In-Sensor AI Processors: A Comparative Review, by Luigi Capogrosso and 2 other authors
View PDF HTML (experimental)
Abstract:This review examines the rapidly evolving landscape of ultra-low-power edge processors, covering heterogeneous Systems-on-Chips (SoCs), neural accelerators, near-sensor and in-sensor architectures, and emerging dataflow and memory-centric designs. We categorize commercially available and research-grade platforms according to their compute paradigms, power envelopes, and memory hierarchies, and analyze their suitability for always-on and latency-critical Artificial Intelligence (AI) workloads. To complement the architectural overview with empirical evidence, we benchmark a 336 million Multiply-Accumulate (MAC) segmentation model (PicoSAM2) on three representative processors: GAP9, leveraging a multi-core RISC-V architecture augmented with hardware accelerators; the STM32N6, which pairs an advanced ARM Cortex-M55 core with a dedicated neural architecture accelerator; and the Sony IMX500, representing in-sensor stacked-Complementary Metal-Oxide-Semiconductor (CMOS) compute. Collectively, these platforms span MCU-class, embedded neural accelerator, and in-sensor paradigms. The evaluation reports latency, inference efficiency, energy efficiency, and energy-delay product. The results show a clear divergence in hardware behavior, with the IMX500 achieving the highest utilization (86.2 MAC/cycle) and the lowest energy-delay product, highlighting the growing significance and technological maturity of in-sensor processing. GAP9 offers the best energy efficiency within microcontroller-class power budgets, and the STM32N6 provides the lowest raw latency at a significantly higher energy cost. Together, the review and benchmarks provide a unified view of the current design directions and practical trade-offs that are shaping the next generation of ultra-low-power and in-sensor AI processors.
Comments:
Subjects: Hardware Architecture (cs.AR); Computer Vision and Pattern Recognition (cs.CV); Machine Learning (cs.LG)
Cite as: arXiv:2603.08725 [cs.AR]
  (or arXiv:2603.08725v1 [cs.AR] for this version)
  https://doi.org/10.48550/arXiv.2603.08725
Focus to learn more
arXiv-issued DOI via DataCite

Submission history

From: Luigi Capogrosso Ph.D. [view email]
[v1] Wed, 18 Feb 2026 07:23:55 UTC (61 KB)
Full-text links:

Access Paper:

Current browse context:
cs.AR
< prev   |   next >
Change to browse by:

References & Citations

export BibTeX citation Loading...

BibTeX formatted citation

×
Data provided by:

Bookmark

BibSonomy logo Reddit logo
Bibliographic Tools

Bibliographic and Citation Tools

Bibliographic Explorer Toggle
Bibliographic Explorer (What is the Explorer?)
Connected Papers Toggle
Connected Papers (What is Connected Papers?)
Litmaps Toggle
Litmaps (What is Litmaps?)
scite.ai Toggle
scite Smart Citations (What are Smart Citations?)
Code, Data, Media

Code, Data and Media Associated with this Article

alphaXiv Toggle
alphaXiv (What is alphaXiv?)
Links to Code Toggle
CatalyzeX Code Finder for Papers (What is CatalyzeX?)
DagsHub Toggle
DagsHub (What is DagsHub?)
GotitPub Toggle
Gotit.pub (What is GotitPub?)
Huggingface Toggle
Hugging Face (What is Huggingface?)
Links to Code Toggle
Papers with Code (What is Papers with Code?)
ScienceCast Toggle
ScienceCast (What is ScienceCast?)
Demos

Demos

Replicate Toggle
Replicate (What is Replicate?)
Spaces Toggle
Hugging Face Spaces (What is Spaces?)
Spaces Toggle
TXYZ.AI (What is TXYZ.AI?)
Related Papers

Recommenders and Search Tools

Link to Influence Flower
Influence Flower (What are Influence Flowers?)
Core recommender toggle
CORE Recommender (What is CORE?)
About arXivLabs

arXivLabs: experimental projects with community collaborators

arXivLabs is a framework that allows collaborators to develop and share new arXiv features directly on our website.

Both individuals and organizations that work with arXivLabs have embraced and accepted our values of openness, community, excellence, and user data privacy. arXiv is committed to these values and only works with partners that adhere to them.

Have an idea for a project that will add value for arXiv's community? Learn more about arXivLabs.